Powered by
32nd ACM SIGPLAN International Conference on Compiler Construction (CC 2023),
February 25–26, 2023,
Montréal, QC, Canada
Frontmatter
Vector and Parallelism
Scheduling and Tuning
A Deep Learning Model for Loop Interchange
Lina Mezdour
, Khadidja Kadem
, Massinissa Merouani
, Amina Selma Haichour
,
Saman Amarasinghe , and Riyadh Baghdadi
(NYU Abu Dhabi, Abu Dhabi, United Arab Emirates; ESI, Algiers, Algeria; Massachusetts Institute of Technology, USA)
Publisher's Version
Published Artifact
Artifacts Available
Artifacts Reusable
(De/Re)-Compositions Expressed Systematically via MDH-Based Schedules
Ari Rasch
, Richard Schulze
, Denys Shabalin
, Anne Elster
, Sergei Gorlatch
, and Mary Hall
(University of Muenster, Muenster, Germany; Google, Switzerland; NTNU, Trondheim, Norway; University of Utah, USA)
Publisher's Version
Published Artifact
Artifacts Available
Artifacts Reusable
Results Reproduced
Code Generation and Synthesis
Backend
Code Size and Bugs
HyBF: A Hybrid Branch Fusion Strategy for Code Size Reduction
Rodrigo C. O. Rocha
,
Charitha Saumya ,
Kirshanthan Sundararajah , Pavlos Petoumenos
,
Milind Kulkarni , and Michael F. P. O’Boyle
(University of Edinburgh, Edinburgh, UK; Purdue University, USA; University of Manchester, Manchester, UK)
Publisher's Version
Published Artifact
Archive submitted (520 kB)
Artifacts Available
Artifacts Reusable
Results Reproduced
Domain Specific Languages
Optimizations
proc time: 4.7